



# CS 315-02 Processor Design Decoding

## Lab 05 - RegFile and ALU




# Memory


addr\_byte

$$\text{addr\_word} = \text{addr\_byte} / 4$$


$$\text{addr\_word} = \text{addr\_byte} \gg 2$$




byte addresses  
word addresses  
8 bit byte



①






②



\*

③






Decoding

Reg Decoder → get reg #s


Imm Decoder → form a 64 bit signed immediate

Inst Decoder →




Control lines


# Reg Decoder



⇒ Reg File





## One splitter




Can  
change  
order  
of splitter  
output


# Imm Decoder




# S-Type Immediate




Goal: To construct a 64-bit signed value



# How to implement the sign extender



## Option #1





Option #2

